



**FIG. 1**

(PRIOR ART)



# FIG. 2


TEST ON THREE MEMORIES COUPLED TO A SINGLE SEQUENTIAL BIST CONTROLLER USING THREE SEPARATE IDLE PERIODS




**FIG. 3**

N MULTIPLE BIST CONTROLLERS WITH SINGLE SYNCHRONIZE AND RESUME PINS

22




**FIG. 4**  
TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST  
CONTROLLERS USING SYNCHRONIZATION STATE



00000000000000000000000000000000

# **FIG. 5**


TEST OF MEMORIES WITH MULTIPLE PARALLEL BIST  
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)



09097202 "052104"

# FIG. 6


TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST CONTROLLERS USING SYNCHRONIZATION STATE




## **FIG. 7**

TEST OF MEMORIES WITH MULTIPLE SEQUENTIAL BIST  
CONTROLLERS USING SYNCHRONIZATION STATE (CONTINUED)

098765432109876543210



**FIG. 8**—BIST CONTROLLER GENERATOR



098765432109876543210

FIG. 9

## GENERATING A BIST CONTROLLER THAT RUNS USER DEFINABLE ALGORITHMS WITH SYNC KEYWORD

